


# AMD AM4

01	Cover Sheet.	36	Rear USB2.0+PS2+F75504A	66	History
02	Block Diagram.	37	Rear USB3.1		
03	FM4 DDR4 I / F	38	Rear USB3.1 Type A / Redrive		
04	AM4 PCIE / SATAE	39	Rear USB3.1 Type C / mux		
05	AM4 Display / Audio	40	HDMI 21 NB7NQ621M		
06	AM4 SVI / ACPI / GPIO	41	HDMI 21 Connector		
07	AM4 LPC / SPI / USB / CLK / STRAP	42	CPU Power MP2855 8+2		
08-09	AM4 Power / VDDIO_AUDIO Power / GND	43	CPU Power Vocre Phase 1- 4		
10	RTC / CMOS	44	CPU Power Vcore Phase 5 - 8		
11-14	DDR4 - POWER / GND	45	CPU Power NB Phase 1-2		
15	Promontory - PCIE / SATA / SATAE	46	CPU Power 1.8_S0 / S5		
16	Promontory - USB / OC	47	CPU Power VDDP-NB503		
17	Promontory - CLK / ACPI / GPIO	48	VRM PWRGD		
18-19	Promontory - Power / GND	49	DDR PWR - RT8231A		
20	PCI_E1 (X16)	50	DDR PWR-MP2333HGTL-VPP25		
21	M2_1 PCIE/SATA Mode(KEY_M)	51	PM - SY8288/PM_1P05/PM_2P5V		
22	M2_2 PCIE Mode(KEY_M)	52	PM -TPS22976DPUR_VCC33		
23	M2_WiFi1(KEY_E)	53	OV Control - NCT3933		
24	SIO - NCT6687D-R(For AMD)	54	ACPI - 3VSB / 5VDIMM		
25	SIO - HW Monitor	55	ATX Power - FrontPanel / EMI		
26	FAN TYPE-N CPUFAN1	56	LED - EZ DEBUG / AMP		
27	FAN TYPE-M PUMPFAN1	57	MCU - LED Control		
28	FAN TYPE-M SYSFAN1	58	LED - JRGB1_JRANBOW1		
29	LAN - RTL_8125B	59	BOM Option		
30	Audio ALC1200-VD1	60	PM -TPS22976DPUR_VCC33		
31	Audio DePoP	61	SMB MAP		
32	USB Power - UP7501	62	PG MAP		
33	Front USB2.0 Header	63	GPIO MAP		
34	Front USB3.0 Header	64	Power Sequence		
35	Front USB3.1 Type C / M + R	65	Power Delivery		



MICRO-STAR INT'L CO.,LTD			
MS-7C92			
Size Custom	Document Description Cover Sheet	Rev 11	
Date: Wednesday, June 10, 2020		Sheet 1	of 66


































Layout:Place x'tal within 1.5 inch of APU  
Y3 AVL:D04-0305500-T16  
APU\_32K\_X2



## AM4 CPU TYPE Circuit



IB=(CPU 1P8 S5-Vbe)/5.7k  
(1.8-0.95)/5.7k=0.149mA  
IC=(VCC5-Vce)/47k  
(5-0.2)/47k=0.102mA  
SPEC no Support


CPU	TYPE	CORETYPE 1	CORETYPE 0
BR	0	0	0
NA		0	1
SR	2	1	0
RV/ZP	3	1	1
MTS	4	1	1

0A ~ 10  
remove Q17 TPM  
SPI\_TPM\_HOLD#R function











GND

AM4  
PART 9 OF 9

ZIF SOCK1331\_7C92 only for special case used  
normal footprint is ZIF SOCK1331




MICRO-STAR INT'L CO.,LTD

MS-7C92


Size Custom	Document Description AM4 GND	Rev 11
Date: Wednesday, June 10, 2020		Sheet 9 of 66




RTC & Clear CMOS Circuit



Clear CMOS button








AVL: N13-2880441-F02

SMBus 0	
Device	8-bit Address (hex)
DIMMA0	A0
DIMMA1	A1
DIMMB0	A2
DIMMB1	A3




MICRO-STAR INT'L CO.,LTD		
MS-7C92		
Size Custom	Document Description	Rev 11
DDR4 - DIMM CH-A		
Date: Wednesday, June 10, 2020	Sheet 11	of 66










av1:D08-0301100-B07



DIMM SLOT PN BY SPEC




0A ~ 10  
remove C506,507,512,519,522






## DDR VREF

(place resistors close to DIMMs)









## DDR VREF

(place resistors close to DIMMs)









## SATA Connector


### SATA1




### SATA2



### SATA3





### SATA4





JUSB1  
Front Type-C (5G)

JUSB2  
Front





USB mapping

USB\_SSP\_TX/RX[0] + USB\_HSDP/N[0] + USB\_OC0N  
USB\_SSP\_TX/RX[1] + USB\_HSDP/N[1] + USB\_OC1N

USB\_SS\_TX/RX[0] + USB\_HSDP/N[2] + USB\_OC2N  
USB\_SS\_TX/RX[1] + USB\_HSDP/N[3] + USB\_OC3N


USB\_HSDP/N[4] + USB\_OC4N  
USB\_HSDP/N[5] + USB\_OC5N  
USB\_HSDP/N[6] + USB\_OC6N  
USB\_HSDP/N[7] + USB\_OC7N  
USB\_HSDP/N[8] + USB\_OC7N  
USB\_HSDP/N[9] + USB\_OC7N





10 ~ 11  
Change port to 8,9

0A ~ 10  
remove 0R



### Strap Information

V<sub>ih</sub> = 2V  
V<sub>il</sub> = 0.5V  
V<sub>oh</sub> = 2.4V  
V<sub>ol</sub> = 0.5V

**TESTEN:**  
0: Function mode  
1: Test mode

**Debug Enable:**  
0: Function mode  
1: Debug mode

**TCK (DEBUG\_SEL1) / TDODT (DEBUG\_SEL0):**  
00: Debug signal group 0 output  
01: Debug signal group 1 output  
10: Debug signal group 2 output  
11: Debug signal group 3 output

**GPP Group 2 (Lanes 9:8):**  
1: PCIe x2  
0: 2 PCIe x1

**GPP Group 1 (Lanes 7:4):**  
111: 1 PCIe x4  
011: 1 PCIe x2 + 1 PCIe x2  
010: 1 PCIe x2 + 2 PCIe x1  
001: 2 PCIe x1 + 1 PCIe x2  
000: 4 PCIe x1  
Others: Reserved

**GPP Group 0 (Lanes 3:0):**  
111: 1 PCIe x4  
011: 1 PCIe x2 + 1 PCIe x2  
010: 1 PCIe x2 + 2 PCIe x1  
001: 2 PCIe x1 + 1 PCIe x2  
000: 4 PCIe x1  
Others: Reserved

**GPP R4:**  
1: GPP / Clock buffer clock source from APU CLKREQN  
0: GPP / Clock buffer clock source from Crystal


**GPP R5:**  
0: USB3 SSC Enable  
1: USB3 SSC Disable

**GPP R6:**  
0: SATA SSC Enable  
1: SATA SSC Disable


GPIOR[13:4]  
Internal have a PU 200kohm

UART\_TX/SPI\_SDI/SPI\_SDO/SPI\_SCK/TCK/TDO  
Internal have a PU 200kohm


PM\_DEBUGEN  
Internal have a PD 1kOhm




### PROMONTORY




### PROMONTORY



### PROMONTORY




Reserved Board ID




### PCB\_ID

0A ~ 10  
SIO\_3VA change to VCC33

Co-lay GPP\_RSTN Reset for meet FCH sequence. See 55553.



### BOM OPTION







	10	11	
GPIOR2	0	1	
GPIOR3	0	0	
GPIOR4	0	0	

**MICRO-STAR INT'L CO.,LTD**

**MS-7C92**


Size: Custom  
Document Description: Premium - CLK/ACPI/GPIO  
Date: Wednesday, June 10, 2020  
Sheet: 17 of 68





5551\_1\_07 check list  
400 Series: Ceramic capacitors.  
VCC25:1uF/0402











PCI EXPRESS x16 Slot

PCI\_E1

SMB\_SEL  
GPIO Default High




PCI Express x16 Slot			
+12V			- 5.5 A
+VCC3			- 3A
+3V3_S5	(wake)		- 375mA
+3V3_S5	(no wake)		- 20mA



VCC3 4.25A  
Max: 14W

M2下方零件擺放限高要小於0.9mm的零件



**MICRO-STAR INT'L CO.,LTD**

MS-7C92

Size Custom	Document Description <b>M2_1 PCIE/SATA Mode(KEY M)</b>
----------------	---




	Re
	1



## M.2 2 Connector





M2下方零件擺放限高要小於0.9mm的零件

VCC3 4.25A  
Max: 14W



RECESS2  
SCREW E49-5303504-H75  
CROSS RECESS





E43-1204046-P65





E43-1204046-P65



10 ~ 11  
Change port to 8



10 ~ 11  
Change port to 8



10uF+0.1uF+0.01uF at one end of socket in support of 3.3 V3V pins 2 and 4.  
10uF+0.1uF+0.01uF at the other end of the socket in support of 3.3 V3V pins 70 and 72.

	<b>MICRO-STAR INT'L CO.,LTD</b>			
	<b>MS-7C92</b>			
	Size Custom	Document Description <b>M2_Wifi(KEY_E)</b>		Rev 11
	Date: Wednesday, June 10, 2020 Sheet 23 of 66			










HW Monitor - Voltage

SIO HM Voltage over 2.048V will not detect




TEMP SENSOR



PM RESET

CPU RESET

SIO\_3VA




$$V_{out} = V_{ref} * (1 + (R1/R2))$$
$$= 0.8 * (1 + (10K/3.16K))$$
$$= 3.33V$$



CPUFAN1 TYPE N : 4 PIN CPU FAN USE NCT3961S USE PCH GPIO CONTROL FAN MODE

- 1.Mode GPIO BIOS can switch PWM/DC MODE
- 2.FM:BIOS can read FAN PWM/DC MODE









```
TYPE M : 4 PIN CPU FAN USE NCT3961S USE PCH GPIO CONTROL FAN MODE
```

**From SIO**

- (24) SIO\_SYS1\_FAN
- (6,24,26,27) FAN\_EN
- (24) SYS1\_FAN\_MODE

**PWM Mode :** VOUT voltage follows VIN voltage  
**DC Mode :** VOUT voltage is regulated to 3.65\*VCIN voltage.

**CPUFAN\_PWR >40mil**

**N32-1040CF1-H06**


**C296 close to NCT3961s**

**C295 close to FAN Connector**

**co-lay NCT3961**  
 PIN3 can OCSET three step  
 10K=3.2~3.8A  
 49.9K=2.2~2.8A  
 100K=1.2~1.8A

**OC SET By PM SPEC**

	PCH GPIO
PWM MODE	HIGH
DC MODE	LOW
Default AUTO MODE	GPI(Floating)




MS-7C92

Rev	11
-----	----

Date: Wednesday, June 10, 2020 Sheet 28 of 66










## RTL8125B Giga LAN







## ALC1200-VD1 48PIN





<b>MICRO-STAR INT'L CO.,LTD</b>			
<b>MS-7C92</b>			
Size Custom	Document Description <b>Audio ALC1200-VD1</b>		Rev 11
Date: Wednesday, June 10, 2020		Sheet 30 of 66	








USB Power



Rear (7.2A)






Front (6.8A)










Front USB2.0 (JUSB3) Form GL850G USB2.0 HUB

5V@1A









Front USB3 180° BOX  
Header(JUSB2)  
5V@1.8A



GEN1  
1.8A




0A ~ 10  
0A EYE FAIL because too small.  
10 add redrive and change MUX to TI solution.






PS2+USB (USB2.0)






USB Flash BIOS

F75504A colay F75504


F75504A/F75504 layout placement must meet to spi/usb trace length spec with host.  
As for as possible place near to host.



HOTKEY POWER




0A ~ 10  
not support ALL LED OFF , remove 2n7002.










CPU USB\_OC




Rear USB3.1 GEN1 5V@1.8A






## I3EQX1004 Redriver




USB3_TX4	A	R	F
USB3_RX4	B	R	L
USB3_TX3	C	R	F
USB3_RX3	D	R	L





## USB Type-C MUX with Configuration Channel (CC)



## VBUS EN



Current Mode



**Rear USB3.1 Type C / mux**

Size Custom	Document Description <b>Rear USB3.1 Type C / mux</b>	Rev 11
Date: Wednesday, June 10, 2020		Sheet 39 of 66




# HDMI 21 NB7NQ621M

## For HDMI 2.1

LANE SWAP: (internal pull down)

low level high level  
1: channel A = data2 1: channel A = clock  
2: channel B = data1 2: channel B = data0  
3: channel C = data0 3: channel C = data1  
4: channel D = clock 4: channel D = data2

flow placement select H or L



Pin Setting	Voltage	Level
mode	3.3	H
EQ0	3.3	H
FG	1.1	R
OS	1.1	R
EQ1	2.2	F
I2C	0	L

Quad Level Control Pin Setting "H"

Quad Level Control Pin Setting "F"

Quad Level Control Pin Setting "L"

Quad Level Control Pin Setting "R"







Figure 4. NB7NQ621M Required Implementation for Quad Level Pin Strapping  
Pins: EQ0/ADDR0, EQ1/ADDR1, I2C\_EN, and MODE

Quad Level Control Pin Setting "H"

Quad Level Control Pin Setting "F"

Quad Level Control Pin Setting "L"

Quad Level Control Pin Setting "R"







Figure 5. NB7NQ621M Required Implementation for Quad Level Pin Strapping  
Pins: FG and OS

Table 9: GPIO Device Slave Address Settings												
7 Bit Slave Address									HEX Slave Address: (7-bit)	W/R	HEX Address: (W/R=0)	HEX Address: (W/R=1)
1	0	0	1	0	1	0	0	54	0/1	A8	A9	
1	0	1	0	1	0	1	0	55	0/1	AA	AB	
1	0	1	0	1	1	1	0	56	0/1	AC	AD	
1	0	1	0	1	1	1	1	57	0/1	AE	AF	
1	0	1	0	0	0	0	0	50	0/1	A0	A1	
1	0	1	0	0	0	0	1	51	0/1	A2	A3	
1	0	1	0	0	1	0	0	52	0/1	A4	A5	
1	0	1	0	0	1	1	1	53	0/1	A6	A7	
1	0	1	1	1	1	0	0	58	0/1	B8	B9	
1	0	1	1	1	1	0	1	5D	0/1	BA	BB	
1	0	1	1	1	1	1	0	5E	0/1	BC	BD	
1	0	1	1	1	1	1	1	5F	0/1	BE	BF	
1	0	1	1	0	0	0	0	58	0/1	B0	B1	
1	0	1	1	0	0	0	1	59	0/1	B2	B3	
1	0	1	1	0	0	1	0	5A	0/1	B4	B5	
1	0	1	1	0	0	1	1	5B	0/1	B6	B7	

Table 14. EQUALIZATION SETTINGS TABLE FOR PIN STRAP MODE 3 (Typical)					
Equalization Setting #	EQ1	EQ0	EQ Gain [dB] @ 0.825 GHz	EQ Gain [dB] @ 1.7 GHz	EQ Gain [dB] @ 3 GHz
0	L	L	1.7	3.2	5.7
1	L	R	1.9	3.4	6.1
2	L	F	2.1	3.7	6.6
3	L	H	2.3	4.0	6.9
4	R	L	2.4	4.3	7.5
5	R	R	2.5	4.6	8.3
6	R	F	2.7	4.9	8.8
7	R	H	3.0	5.4	9.4
8	F	L	0.5	1.0	1.9
9	F	R	0.7	1.2	2.3
10	F	F	0.9	1.6	2.8
11	F	H	1.0	2.0	3.6
12	H	L	1.2	2.3	4.1
13	H	R	1.3	2.5	4.4
14	H	F	1.4	2.7	4.8
15	H	H	1.6	2.9	5.2

Table 10. MODE OF OPERATION SETTINGS TABLE FOR PIN STRAPPING						
Mode of Operation	I2C_EN	MODE Pin	Standard	Configuration	Termination	Data Rate [Gbps]
0	L	L	HDMI	TMDS (DC Coupled Outputs)	High-Z, line to line	0.25 - 1.65
1	L	R	HDMI	TMDS (DC Coupled Outputs)	300 Ω, line to line	1.65 - 3.4
2	L	F	HDMI	TMDS (DC Coupled Outputs)	200 Ω, line to line	1.65 - 3.4
3	L	H	HDMI	TMDS (DC Coupled Outputs)	100 Ω, line to line	3.4 - 6
4	R	L	HDMI	FRL (DC Coupled Outputs)	100 Ω, line to line	3 - 12
5	R	F	HDMI	FRL (AC Coupled Outputs)	50 Ω to VCC	3 - 12
6	R	H	DisplayPort	ML (AC Coupled Outputs)	50 Ω to VCC	2.7 - 8.1
I2C	F (Default)/H	X	I2C is Enabled for these combinations. Pin Strap-Mode is Disabled.			


Table 20. FLAT GAIN, SETTINGS TABLE FOR PIN STRAP MODE 3-6 (Typical)		
Setting #	Pin Strap Setting	Flat Gain @ 100 MHz
0 (Default)		0.5 dB
1	R	2.4 dB
2	F	1.1 dB
3	H	4 dB

Table 21. OUTPUT SWING, SETTINGS TABLE FOR PIN STRAP MODE (Typical)		
Setting #	Pin Strap Setting	Output Swing @ 100 MHz
0 (Default)		1000 mV
1	R	1200 mV
2	F	800 mV
3	H	1400 mV




## HDMI 2.1 Connector


## AUX Level Shifter




## Connector




## Connector Power



**For EMI**



注意:耐壓5v零件



**MICRO-STAR INT'L CO.,LTD**







MS-7C92

Size Custom	Document Description <b>HDMI 21 Connector</b>	Rev 11
Date: Wednesday, June 10, 2020	Sheet 41 of 66	




















## Fix CCM

CPU 1.8V\_S5@0.5A  
CPU\_VDDP\_S5@1A  
AUDIO1.8V@0.25A  
For VCCP\_NB\_S5 @0.9A


Input Current =  $(6.5\text{A} \cdot 1.8\text{V}) / 5\text{V} / 0.8 = 3\text{A}$

### Continuous Conduction Mode (CCM)

CPU 1P8 BST、CPU 1P8 BST R >50 mils.


CDU 1D8 BET

**OCP = 6.5A**


$$I_{max} = 4.65A(S5 + S0)$$


**CPU 1.8V S0**

CPU 1.8V\_S0@2A



Adjustable Rise Time  
 $SR = 0.42 \cdot CT + 66$   
 SR is the slew rate in ( $\mu\text{s}/\text{V}$ )  
 CT is constant value on CT pin (in pF)  
 The units for the constant 66 is in ( $\mu\text{s}/\text{V}$ )



**MICRO-STAR INT'L CO.,LTD**

MS-7C92

Size Custom	Document Description <b>CPU Power 1.8 S0 / S5</b>
----------------	--

Re	1
----	---

Date: Wednesday, June 10, 2020	Sheet 46 of 66
--------------------------------	----------------









ALL POWER GOOD MUX


S0 PG



VRM\_Enable circuit



S5 PG





4.75A FOR  
2DIMM  
0.6A FOR DDR  
VTT

N=Phase\_number=1  
=20.85A\*SQRT(0.24-0.0576)  
=5.21A

CHOKE2  
CH-0.22uH9m-HF

5VDIMM 1 2 5VDIMM\_IN

C240 1u/6.3X4

C239 X\_1u/6.3X4

EC22 220u/6.3S0

EC23 220u/6.3S0

C245 0.1u/16X4

C246 X\_220u/6.3X6







C247 X\_220u/6.3X6

C248 X\_220u/6.3X6

C249 X\_220u/6.3X6

C71-221063G-S03




C71-221063G-S03






# 4DIMM : VPP25

2.5V@1.12A






Width: >80mil




2.5V@900mA





PROM VCC33

VCC33@0.2A






Over Voltage Control IC

UPI VOLTAGE CONSOLE


ADDRESS	0x2A	0x28	0x26	0x24	0x22	0x20
RH (KOhm)	OPEN	3.9	3	2.2	1.3	10
RL (KOhm)	10	1.3	2.3	3	3.9	OPEN
BUS_SEL	0%	25%	40%	60%	75%	100%



0x20: RH=10K, RL=OPEN




0x26: RH=18K, RL=13K






5VDIMM FOR DDR




3VSB cost down

3.3V@4.71A  
CPU:VDD\_33\_S5=0.25A  
CHIP:VDD\_33\_S5=0.1A  
PCIE=(375mA\*6)=2.25A  
M.2WIFI= 0.78A  
LAN=0.18A  
PM\_1P05\_S5 :0.05A  
PM\_2P5V :0.9A(Modern Standby)  
VCC33 :0.2A(Modern Standby)




5VDUAL For 3VSB/CPU1.8V/VDDP



LDOVDD=93.6mA  
CPU\_1P8\_S5 VIN=3A  
PM\_1P05 VIN=1.44A  
3VSB = 3 A

For power 700W solution (only for uP7501+uP7506 for 3VSB solution)  
The power supply VCC3 delay 12ms after VCC5 assert.  
The chip U7501 5VDRV1 work when the VCC5 ready  
(When VCC5 up to 4.2V and the 5VDRV1 delay 6ms assert), but  
VCC3 not ready and let the 3VSB sequence fail.











## EZ Debug LED



LED亮燈時同時將CPU LED關掉

GPIO44 CPU		GPIO45 VGA		GPIO47 DEVICE	
LED GPIO		EGPIO96 DRAM			
亮	GPI PULL HIGH	GPO PO LOW	GPO PO LOW	GPO PO LOW	
滅	GPO LOW	GPO HIGH (default HIGH)	GPO HIGH (default HIGH)	GPO HIGH (default HIGH)	

ALL LED OFF FORM SIO





## AMD AMP Detect LED



# 48 PIN LED MCU

If you use ADC function, need to separate VREF from AVDD and 4\_09VREF stuff for VREF.

ADDRESS:0X52



0A ~ 10  
Rmove JRGB1 SPEC




COM1~8 for PWM3  
According to demand configuration.  
Can configuration COM1~8,  
To achieve 8 group Non-synchronized  
onboard LED control.


COM9~13 for PWM2  
According to demand configuration.  
If SPEC don't have JRGB2,  
Can configuration COM9~13,  
To achieve 5 group Non-synchronized  
onboard LED control.

PS. COM1 is the first action block,  
next is COM2, and so on.


Pin15,16 can configure to master  
smbus if spec requirement.




## HW Reset MCU



Control	Net Name	PWM USE
PCH	LED_DATA1	No Use
AUDIO Cover	LED_GPIO_01	No Use
MOS/IO cover	LED_GPIO_02	No Use
JRAINBOW1	LED_GPIO_03	No Use
JCORSAIR1	LED_DATA2	No Use
JRGB1/JRGB2	PWM1/ PWM2	PWM1/ PWM2
Board Side LED	COM 1~8	PWM3
Board Side LED	COM 9~13	PWM2



## JT1 for FW update




MICRO-STAR INT'L CO.,LTD			
MS-7C92			
Size	Document Description	Rev	
Custom	MCU - LED Control	11	
Date: Wednesday, June 10, 2020	Sheet 57	of 68	




JRGB1


0A ~ 10  
Rmove JRGB1 SPEC

JRAINBOW1










MICRO-STAR INT'L CO.,LTD		
MS-7C92		
Size Custom	Document Description BOM Option	Rev 11
Date: Wednesday, June 10, 2020	Sheet 59 of 66	





## CPU Socket




E95-0000024-C22

## Simulation



## Optics Orientation Holes



# MANUAL PART

AMI\_LAB1  
[REDACTED]  
G51-M1SPXXA-A09  
**G51-M1SPXXA-A09**

CFOS1 <MSI-BOM>  
XXXXXXXXXX  
 Y02-MU00170-CFO  
**Y02-MU00170-CFO**

HDMI\_LA1

*Label*

HDMI

HDMI LABEL

Y01-RHDMI03-000

NAHIMIC\_LA2  
  
 X\_NAHIMIC LABEL  
 Y02-MU00100-NAH



AVL:  
D06-0100161-F52  
D06-0100101-K26

**PCB**


PCB



7C92\_11

oz : PD0-07C9211-G37

## MOS HEATSINK



## PCH HEATSINK



## Mylar



## IO shielding



## DDR COVER



20190201 Remove DDR COVER1



**MICRO-STAR INT'L CO.,LTD**

MS-7C92

Size Custom	Document Description <b>Manual Parts</b>	Rev 11
Date: Wednesday, June 10, 2020		Sheet 60 of 66